Abstract
Introduction
Multiple-valued logic (MVL) has a strong potential as a means to overcome the problems associated with the complexity of wiring and the amount of power dissipation in ULSI systems. The success of the MVL approach, however, depends heavily on the availability of devices that are suitable for MVL operation. Especially devices in which the operation of a multiple level quantization and a switching between them can easily be obtained are desired.
The negative differential resistance (NDR) device shows promise for use in MVL circuits, since multiple threshold values can easily be obtained by connecting such devices in series. Many MVL circuits using the resonant tunneling diode (RTD), which is the most mature NDR device, or resonant tunneling transistors including the combination of RTD and FET have been reported [I] , [2] .
We have recently developed a novel tunneling transistor that we call the multiple-junction surface tunnel transistor (MJSTT) [3]. The MJSTT has several n+/p+ interband tunneling junctions connected in series between source and drain, and produces a gate-controlled multiple NDR characteristic. We have demonstrated several MVL circuits, in which the unique characteristics of this transistor are used, including a three-valued memory cell (31, a three-valued inverter [4] , a literal gate [5] , and a T-gate [6] .
In this paper, we report on the fabrication of a novel D-flip-flop (D-FF) circuit and a two-stage shift register using a combination of the MJSTT and the Si metal-oxidesemiconductor field effect transistor (MOSFET). Both circuits are very important units in sequential logic circuits. The operation of both circuits was successfully confirmed. The number of devices as well as of interconnections can be greatly reduced as compared to equivalent FET-only circuits, owing to the multiple NDR characteristics of the MJSTT. Figure 1 shows the structure of an MJSTT fabricated by InGaAs/AIInAs material system, lattice matched to an InP substrate. The details of the fabrication process as well as the layered structure are described elsewhere [5] . The source and the drain region were formed of an 80-nm-thick p+-InCaAs layer (p = 8 x l0l9 cmP3), and the channel region was formed of a 15-nm-thick n+-InGaAs layer (n = 6 x l0lS ~m -~) .
Device Structure
When three p+ islands are embedded in the n+ channel, eight interband tunneling junctions are formed between the source and the drain. When the drain voltage is applied, a half of the junctions were reverse biased, and the other half were forward biased. Since the resistances of the reverse biased tunneling junctions are much lower than those of the forward biased junctions, the MJSTT has four series-connected NDR device elements, with tunneling junctions labeled XI, X2, X3, and X4, respectively, in Fig.  1 . The gate region was split into two parts at the middle p+ island. 
Circuit Implementation

Three-valued D-FF
A three-valued D-FF circuit consisting of the MJSTT and Si-MOSFET was demonstrated. Its circuitry is shown in Fig. 3 . It is a very simple structure in which the source of the MOSFET is connected to the middle p+ islands of the MJSTT. The clock signal is applied to both the drain terminal of the MJSTT and the gate terminal of the MOSFET. The input signal is applied to one gate terminal, G1, of the MJSTT.
The principle of the D-FF operation is based on monostable-multistable transition logic (MML) [2]. As described previously, four NDR device elements created by the junctions, X1 to X4, were connected in series between M;DD(cLK)
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Figure 3. Three-valued D-FF circuit
the source and the drain of the MJSTT. The device structure is designed such that the peak current in each element is modulated by the input voltage, according to the relation shown in Fig. 4 . It should be noted that only X1 and X2 are modulated by the input voltage in this circuit, because the input voltage is applied to the G1 terminal. As the drain voltage is increased, the element with the lowest peak current switches to its high voltage state, followed by the element with the second lowest peak current, and so forth. When the drain voltage was swept from 0 V to the value at which two of the four junctions were switched from the low resistance on-state to the high resistance off-state, the voltage at the middle p+ island, DO, has three possible final states according to the value of the input signal voltage. The relation is given by
where V, and v b are threshold voltages determined by the intersection points indicated by the solid circles in Fig. 4 , and VL and VH are the junction voltages in the on-and offstates, respectively. 
Comparison of device counts for three-valued D-FF circuits
A Si MOSFET instead of an InGaAs-based heterojunction FET (HJFET) was used as the pass transistor, because the gate-to-source voltage of the pass transistor must be larger than the voltage swing in DO, that is, in this case, 0.8 V. A large gate leakage current flows in case for the HJFET when the gate-to-source voltage exceeds the builtin voltage of the Schottky gate. A large voltage swing can, on the other hand, be applied to a Si-MOS gate. Figure 6 shows the voltage transfer characteristics of the MOSFET. The thickness of the gate oxide is 8 nm, and the gate length and width are 2 pm and 50 pm, respectively. The substrate was biased at -8 V to adjust the threshold voltage to almost 0 V. A good cut-off characteristic with a drain leakage current of about 0. l pA was obtained at a gate voltage of 0 V. The same three-valued D-FF operation can be realized by a master-slave D-latch, which consists of three T-gates, as shown in Fig. 8 [7] . This circuit constructed with conventional FETs alone requires as many as 30 transistors, while the MJSTT-based circuit requires only two devices. We previously demonstrated another D-FF circuit with threeMJSTTs and three-FETs [6] . Table 1 summarize the comparison of the device counts for the D-FFs with different circuitry. The MJSTT has a great advantage in terms of reducing the number of devices required as well as the amount of interconnection in the circuit.
Three-valued Shift Register
A multiple-valued shift register can be constructed from cascade-connected D-FFs. Figure 9 shows circuitry for a two-stage shift register. As explained in the previous section, the input voltage at each stage needs to be maintained dynamically when the clock signal is 0. Voltages of more than 0.6 V, however, cannot be maintained due to the large gate leakage current of the next stage MJSTT. Therefore, a level shift circuit of the source-follower type, consisting of two depletion-type HJFETs, was inserted between the two D-FF circuits. This was used to shift the output level of the first-stage D-FF circuit by -0.4 V. 
Discussion
Although the D-FF and shift register circuits demonstrated in this study were constructed as a combination of InGaAs-MJSTT and Si-MOSFET, the same material system for the MJSTTs and FETs is desirable for a future large scale integrated circuit. As the number of MVL levels increases, the voltage swing increases. The InGaAs-based MJSTT and HJFET cannot deal with such large voltage swings due to their large gate leakage currents. The Sibased MOS system, on the other hand, can even deal with the large voltage swings required for more than four-valued system. The drawback of the Si system lies in the difficulty of realizing an STT with a large current drive capability.
The peak current density of the NDR characteristic for an Si-STT as reported recently was only about 1 A/cm2, in- A/cm2, has recently been obtained from an MBE-grown Si tunnel diode, and this is a promising figure for high-speed operation [9] . Thus, Si-STTs with a large current drive capability will also be made possible by optimization of the device structure and/or fabrication method. It should be noted that if a Si-MJSTT can be used, the level shift circuit shown in Fig. 9 will not be needed. sufficient for high-speed operation [8] . In order to increase the tunneling current, the n+/p+ junction with high carrier concentration and abrupt doping profile is necessary. The conventional doping techniques, such as an ion implantation or diffusion, would be difficult to form such junctions. The crystal growth techniques, such as a molecular beam epitaxy (MBE) or chemical vapor deposition (CVD), on the 
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